Order from a Major Online Bookstore
Ultimate Book Price Comparison Engine
Save Your Time And Money
| AnyBook4Less.com | Order from a Major Online Bookstore |
|
| Home | Store List | FAQ | Contact Us | | ||
| Ultimate Book Price Comparison Engine Save Your Time And Money |
||
 |
Title: Reuse Methodology Manual for System-On-A-Chip Designs by Michael Keating, Pierre Bricaud ISBN: 1-4020-7141-8 Publisher: Kluwer Academic Publishers Pub. Date: 01 June, 2002 Format: Hardcover Volumes: 1 List Price(USD): $115.00 |
Average Customer Rating: 5 (3 reviews)
Rating: 5
Summary: Very useful in practice
Comment: This book pointed out many design problems that I just met before. Designer could avoid many of them by following the guidelines in this book. I think it would help me a lot in my design work. Thanks to the authors.
Rating: 5
Summary: Recommend to every designer as a handbook
Comment: The guidelines are not difficult to understand, and you may have the pieces here and there. But this book has a broad coverage. I got this book by luck draw at SNUG. Didn't pay attention at first until I read it. Very well organized, very accurate description of the real feelings of doing a real chip. The methodology it talks about is not limited to "reuse". I suggest the auther change the title for next edition.
Rating: 5
Summary: Great baseline text for VLSI designers of all stripes
Comment: I really liked this book and found its rules and guidelines very useful. Many of the guidelines are common sense, but it is still very appropriate to have them codified in a single textbook. Practitioners of full-custom approaches to IC design will complain that this is an "ASIC" book. It does have some rules that folks from that background will find hard to swallow (eg, no latches, no gated clocks). But 70% of the book is still applicable to full custom design and will result in faster re-use of full custom cores. The book gets off to a fairly wooly start but becomes substantial with the RTL Coding Guidelines chapter. From then on, its really solid stuff. This is a good book for the times. With much discussion of design re-use and transferable intelectual property in the chip industry, it has all the hallmarks of becoming a 'bible' book for IC designers of all stripes.
 |
Title: Writing Testbenches: Functional Verification of HDL Models, Second Edition by Janick Bergeron ISBN: 1402074018 Publisher: Kluwer Academic Publishers Pub. Date: 01 February, 2003 List Price(USD): $120.00 |
 |
Title: Principles of Verifiable RTL Design Second Edition - A Functional Coding Style Supporting Verification Processes in Verilog by Lionel Bening, Harry Foster ISBN: 0792373685 Publisher: Kluwer Academic Publishers Pub. Date: 01 May, 2001 List Price(USD): $153.00 |
 |
Title: Design Verification with e by Samir Palnitkar ISBN: 0131413090 Publisher: Pearson Education Pub. Date: 25 September, 2003 List Price(USD): $89.00 |
 |
Title: From ASICs to SOCs: A Practical Approach by Farzad Nekoogar, Faranak Nekoogar ISBN: 0130338575 Publisher: Pearson Education Pub. Date: 28 May, 2003 List Price(USD): $84.00 |
 |
Title: Assertion-Based Design by Harry Foster, Adam Krolnik, David Lacey ISBN: 1402074980 Publisher: Kluwer Academic Publishers Pub. Date: 01 June, 2003 List Price(USD): $130.00 |
Thank you for visiting www.AnyBook4Less.com and enjoy your savings!
Copyright� 2001-2021 Send your comments
